
ICS844071AG REVISION B OCTOBER 10, 2012
7
2012 Integrated Device Technology, Inc.
ICS844071 Data Sheet
FEMTOCLOCK CRYSTAL-TO-LVDS CLOCK GENERATOR
Parameter Measurement Information
3.3V LVDS Output Load Test Circuit
RMS Phase Jitter
Output Rise/Fall Time
2.5V LVDS Output Load Test Circuit
Output Duty Cycle/Pulse Width/Period
Offset Voltage Setup
SCOPE
Qx
nQx
3.3V±10%
POWER SUPPLY
+–
Float GND
VDD
VDDA
Phase Noise Mask
Offset Frequency
f
1
f
2
Phase Noise Plot
RMS Jitter = Area Under the Masked Phase Noise Plot
Noise
P
o
w
e
r
20%
80%
20%
tR
t F
VOD
nQ
Q
SCOPE
Qx
nQx
2.5V±5%
POWER SUPPLY
+–
Float GND
VDD
VDDA
t
PW
t
PERIOD
t
PW
t
PERIOD
odc =
x 100%
nQ
Q
out
LVDS
DC Input
VOS/ VOS
V
DD